Login

CISTER QuickNews - 30 Nov 2012

CISTER Quicknews

30, Nov, 2012

CISTER

 CISTER QuickNews


Welcome to the November 30, 2012 edition of CISTER QuickNews.

CISTER QuickNews is a newsletter providing up-to-date information on the activities and results of the Research Centre in Real-Time and Embedded Computing Systems, being disseminated monthly to a selected audience.

For more information, contact us at cister-info@isep.ipp.pt, or visit www.cister.isep.ipp.pt. For the QuickNews archive, visit http://www.cister.isep.ipp.pt/quicknews/.

Quick look

 

1. CISTER Researcher Vincent Nélis chairs the 6th Junior Researcher Workshop on Real-Time Computing (JRWRTC 2012)

2. Kick-off of EU COST Action TACLe

3. ENCOURAGE plans for the future after a successful first review

4. New Research Scientists at CISTER

5. CISTER Researcher Eduardo Tovar participates in the UBICITEC’s Inauguration Meeting

6. Two CISTER Projects in very good position to be funded by ARTEMIS

7. CISTER Researcher Gurulingesh Raravi wins the JRWRTC’s Best Paper Award

8. CISTER hosts INESC TEC’S annual Magusto Party

 

CISTER Researcher Vincent Nélis chairs the 6th Junior Researcher Workshop on Real-Time Computing (JRWRTC 2012)

 

On November 8, CISTER researcher Vincent Nélis chaired (as Technical Program Committee Chairman) the 6th Junior Researcher Workshop on Real-Time Computing (JRWRTC 2012) in Pont-à-Mousson, France.  Since 2007, this junior workshop has found its place in the International Conference on Real-Time & Network Systems (RTNS), not forgetting its roots in the French Summer School of Real-Time Systems. The main purpose of the workshop is to bring together junior researchers working on real-time systems, including PhD students, PostDoc, etc. It provides a relaxed forum to present, share and discuss new ideas and new research directions, review current trends in this area as well as meet the real-time community in comfortable surroundings. The workshop involved short presentations and a poster session to encourage discussions by the conference attendees.

 

More information at http://rtns2012.loria.fr 

 

 

Kick-off of EU COST Action TACLe

 

The EU COST Action on Timing Analysis on Code Level (TACLe) was kicked of in Brussels, Belgium on 7th of November. CISTER researcher Stefan M. Petters attended this kick-off as Portuguese country representative to the management council of TACLe and was elected as leader of the "Working Group 4: Resources Other than Time".  COST Actions are a funding mechanism to foster exchange between researchers working on different research projects on national and international level on thematic commonalities. In general they form open frameworks, making the addition of partners an easy process. COST Actions are structured in up to 4 working groups around a global work plan derived from the respective researcher activities and have a life time of 4 years.

 

Semiannual progress meetings, organized workshops and exchange between the different sites of the Action are core elements of the TACLe strategy. Besides ISEP, both the University of Porto and the University of Beira Interior are involved in Portugal, complementing other well reputed universities, like Mälardalen University, TU Vienna, Aarlborg University, and the University of York. Stefan M.- Petters is not only acting as country representative and working group leader, but was also in the core team of writing the proposal. Typical acceptance rates for such COST actions are 5-10%.  

 

More information at http://www.cost.eu/domains_actions/ict/Actions/IC1202 

 

 

ENCOURAGE plans for the future after a successful first review

 

CISTER's researchers Michele Albano, Luis Miguel Pinho and Luis Lino Ferreira attended 6th/7th of November the ENCOURAGE general face-to-face assembly, which took place in the facilities of ENEL, in Pisa, Italy.

 

The ENCOURAGE project, of the FP7/ARTEMIS Embedded Computing Systems Initiative, aims to develop embedded intelligence and integration technologies that will directly optimize energy use in buildings with renewable energy and enable active participation in the future smart grid environment. Within the project, CISTER is responsible for the overall architecture and for the integration of the data and control information in the messaging infrastructure.

 

The meeting took place shortly after receiving from the Artemis JU the results of the first project review, done in September, presenting positive remarks concerning the overall project progress, but also noting the challenging tasks ahead of system integration, deployment and validation.

 

The ENCOURAGE GA addressed in particular the detailed planning of work for meeting the project's 3rd Milestone (Integration Readiness) in the first quarter of 2013 and implementation of the demonstrators in the second quarter of 2013.

 

More information at http://www.encourage-project.eu/

 

 

New Research Scientists at CISTER

 

CISTER is proud to announce the enrollment of yet another two very skilled research scientists – Ricardo Marau and Patrick Yomsi.

 

Ricardo Marau graduated in Electronics and Telecommunications Engineering in 2004 and received his PhD degree in Computer Engineering from the University of Aveiro, in 2009. He visited the University of Cantabria, Spain, in 2005, the Polytechnic University of Valencia, Spain, in 2008, the Carnegie Mellon University in Pittsburgh, USA, in 2008, and the University Carlos III, Spain, in 2010. During the period of 2009-2012 he has been a research fellow at the Electrical and Computer Engineering Department of the University of Porto, being involved in the project iLAND (EU ARTEMIS JU) as technical manager and work-package leader. His research interests are on Switched Ethernet Real-time, scheduling and communication middlewares.

 

Patrick Meumeu Yomsi received his Ph.D. degree in 2009 from the Université Paris Sud, Orsay in France. After his degree, he worked in a number of research projects addressing various aspects of real-time computing systems. He was successively a member of AOSTE Research Unit at the French National Institute in Computer Science and Control (INRIA) in Paris Rocquencourt, France, then a member of PARTS Research Unit at Université Libre de Bruxelles (ULB) in Brussels, Belgium, and finally a member of TRIO Research Unit at INRIA in Nancy, France.

 

More information at http://www.cister.isep.ipp.pt/people

 

 

CISTER Researcher Eduardo Tovar participates in the UBICITEC’s Inauguration Meeting

 

On November 20, CISTER Researcher Eduardo Tovar participated in the UBICITEC e.V. Inauguration Meeting, the European Research Center for Ubiquitous Technologies and Smart Cities. UBICITEC e.V. was founded by a group of enthusiastic former members of CONET, the Cooperation Objects Network of Excellence, a FP7-project supported by the European Commission. The main goal is to establish a World-Class Center of Excellence on Smart Cities and Ubiquitous Technologies.

 

Another important objective of UBICITEC e.V. is to increase the visibility of Europe at an international level in the areas of Ubiquitous Technologies, Internet of Things, Cooperating Objects and Cyber Physical Systems to attract high-potentials and world-class experts to Europe and to provide a Think Tank for the exchange of ideas and products relevant to these research areas.

 

Additionally UBICITEC e.V. will drive the development of a Technology platform to cooperate with the major international academic and industrial players and to enhance the transfer of knowledge and technologies through start-ups and cooperation with industry.

 

More information at: http://www.ubicitec.org

 

 

Two CISTER Projects in very good position to be funded by ARTEMIS

 

After successfully enrolling three ARTEMIS project proposals last September, CISTER is glad to inform that two of the three projects submitted, Arrowhead and CONCERTO, are in very good positions to be funded by Artemis’ Framework Programme FP7. These two projects involved strong consortia:

 

·         ARROWHEAD (Arrowhead), including partners such as Acciona, Airbus Operations SAS, CEA, FIAT, Ford, Honeywell, Infineon, NXP, Schneider Electric, Siemens and Thales.

·         CONCERTO (Guaranteed Component Assembly with Round Trip Analysis for Energy Efficient High-integrity Multi-core Systems), including partners such as Thales, EADS, Bosch, Absint, Cadence, The Open Group and Atego.

 

If the scenario materializes, this will mean an overall new funding of around 540K Euros to CISTER which it would be a good deal of new funding for the upcoming 3 years.

 

 

CISTER Researcher Gurulingesh Raravi wins the JRWRTC’s Best Paper Award

 

The paper/poster entitled “A conjecture about task assignment on two-type heterogeneous multiprocessor”, by CISTER/INESC-TEC researcher Gurulingesh Raravi received the Best Paper/Poster Award at the 6th Junior Researcher Workshop on Real-Time Computing (JRWRTC'12) held in conjunction with the 20th International Conference on Real-Time and Network Systems (RTNS'12), Pont-à-Mousson, France, November 8-9, 2012.

 

 

CISTER hosts INESC TEC’S annual Magusto Party

 

On November 16, CISTER hosted INESC TEC’S Magusto Party, an initiative that takes place every year to celebrate the coming of the autumn season.

 

In order to promote interaction between all the collaborators of the Associated Laboratory, this year the party took place at CISTER's premises and it was a success.

 

© Copyright 2012 CISTER, School of Engineering of the Polytechnic Institute of Porto (ISEP/IPP)